Abstract-In this paper, we present a novel self-aligned process for future III-V logic FETs. Using this process, we have demonstrated enhancement-mode 90-nm-gate-length InGaAs HEMTs with excellent logic figures of merit. We have carried out a detailed analysis of this device architecture to determine its future scaling capabilities. We find that, as the insulator is scaled to achieve enhancement mode, the performance of the device is limited by degradation of the I ON /I OFF ratio due to gate leakage current. By use of TLM test structures, we have determined that the barrier resistance dominates the source resistance. We use a trilayer TLM model to predict the expected evolution of the contact resistance as it is scaled to realistic VLSI dimensions and find that the current technology results in resistance values that are two orders of magnitude higher than the desired target for sub-22-nm nodes. Using the model, we explore different options for device redesign. Both I ON /I OFF and source-resistance limitations imply that the use of a high-k gate dielectric will be required for future device implementations.
I. INTRODUCTION

R
ECENT excellent results achieved by short-channel InGaAs HEMTs [1] , [2] have demonstrated the potential for using III-V as a channel material in future CMOS generations. To date, InGaAs HEMTs have typically been used for fiber-optic front-end systems and millimeter-wave applications where the device footprint is not of utmost concern. However, reduction of device pitch is the main driving force for logic processes. The 2007 ITRS roadmap calls for a metal-1 device half pitch of 15 nm for high-volume microprocessors by 2020 [3] . In contrast to this, state-of-the-art HEMTs typically have a source-drain separation on the order of 1.5-2 μm. Therefore, in order to fulfill the promise of III-V-based FETs, a self-aligned architecture that allows a VLSI device pitch to be achieved must be implemented.
The most obvious approach to self-alignment, i.e., that of self-aligning source and drain implants to a refractory gate, has been used in the fabrication of AlGaAs/GaAs-based HEMTs [4] , [5] . However, in the case of InAlAs/InGaAs-based devices, which are preferable because of their higher channel mobility, the low dopant activation levels achieved in the source/drain regions limit the usefulness of this approach. The most typical self-alignment technique for the InAlAs/InGaAs system is to use the head of a T-gate as a shadow mask for source/drain metal deposition [6] . Excellent results have been achieved with 50-nm devices using this approach, but as the degree of self-alignment is determined by the size of the gate head, the source/drain spacing is still 0.3 μm [7] . The fringing capacitance introduced by the overlap of the T-gate with the source/drain regions also poses a disadvantage, and as this approach requires the use of a T-gate, it is not suited for VLSI.
In this paper, which is an updated and expanded version of an earlier presentation [8] , we present a novel self-aligned architecture for InGaAs-based HEMTs. We have demonstrated an ohmic-gate separation of less than 30 nm, which is > 30× improvement over that of conventional device designs. We employ a nonalloyed ohmic contact scheme, which is a key requirement for VLSI applications. To achieve enhancementmode devices (another key requirement for logic applications), we have vertically scaled the barrier/insulator thickness (t ins ) by means of a dry etch. We demonstrate 90-nm-gate-length enhancement-mode self-aligned devices with excellent logic figures of merit.
We use the results of devices to examine the potential of further scaling this device architecture. We find that as the device becomes enhancement mode, the I on /I off ratio seriously degrades. A detailed study of the source resistance (R s ) through TLM test structures reveals that the resistance associated with the barrier layer in the extrinsic device limits R s . By applying a trilevel TLM model to the source, we find that, as the device is scaled to true VLSI dimensions, R s increases dramatically if the current cap design is maintained. We use this model to investigate alternative approaches to the source design and suggest that, by eliminating the barrier and grading the cap to pure InAs, an acceptable contact resistance could be achieved.
II. DEVICE FABRICATION
The main aim of this paper is the development and implementation of a self-aligned HEMT architecture that is suited for VLSI applications. Based on the analysis of conventional HEMTs and considerations of previous efforts at selfalignment, as discussed in the Introduction, certain elements were determined to be of key importance to the design. These are as follows.
1) Nonalloyed ohmic contacts must be used to avoid reliability issues, to have a planar surface, and to achieve the edge definition required for a very tight ohmic-gate spacing.
2) The use of the cap structure should be maintained in order to achieve the minimum possible value for the source and drain resistances. 3) The method of self-alignment should not be dependent on the physical structure of the gate. That is, the ohmic-gate separation should easily be varied, irrespective of the gate length or gate-head size. 4) The process should be well controlled to enable spacers in the few tens of nanometer range. 5) The devices fabricated should be of deep-submicrometer gate lengths to ensure that issues of relevance for future devices are studied.
Using the design space defined by these requirements, the self-aligned device architecture shown in Fig. 1 was conceived and implemented. The key feature of the structure is that a nonalloyed tungsten (W) source/drain metal is self-aligned to the gate by means of an "air spacer." The self-alignment is achieved by means of a two-step e-beam lithography process. In the first step, the gate foot is defined by etching a SiO overlayer and the W layer. At this point, W is coincident with the edge of the SiO layer. The air spacer is formed by pulling back W from the edge of the SiO layer by means of a highly selective isotropic plasma etch. During the subsequent liftoff process defined by the second lithography step, the deposited gate metal ends up being aligned to the edge of the SiO layer at a distance that is set by the W pull-back etch.
A description of the heterostructure used for device fabrication in this paper is given in [9] . The process flow (Fig. 2) begins with the deposition of 60 nm of tungsten that forms the source/drain ohmic metallization. Tungsten is RF sputter deposited in a homemade Advanced Engineering-based sputter system at a rate of 1 A/s. Prior to deposition, the substrate is cleaned in a dilute 5% NH 4 OH solution. Following W deposition, a 70-nm SiO layer is deposited by the PECVD system at 300
• C [ Fig. 2(b) ]. The contact resistance of W to the heavily dope cap was found to vary very little up to temperatures of 600
• C when annealed by RTA. The value of the W contact resistance measured by TLM test structures of 60 Ω · μm is consistent with those obtained in [10] . The thermal stability of the contact resistance is the hallmark of an effective nonalloyed ohmic contact scheme, as alloyed contacts in InP-based HEMTs are very sensitive to temperature and usually severely degrade at temperatures above 400
• C [11] . Device isolation in this process flow is achieved by means of mesa etching [ Fig. 2(c) ]. The SiO and W layers are both dry etched, and the underlying heterostructure is then wet etched. At this point, contact pads are deposited on W [ Fig. 2(d) ]. The pads are defined using an image reversal resist, which results in a 2-μm source/drain pad spacing. The SiO layer covering the W is removed with the same CF 4 dry etch as that used in mesa etching. The resist is still intact after this etch and is used for the liftoff of Ti/Pt/Au (25 nm/25 nm/300 nm) deposited by e-beam evaporation.
The gate of the device is formed by a two-step e-beam lithography process [ Fig. 2 (e)-(j)]. The first step defines the gate foot in the SiO/W layer and thus determines the gate length [ Fig. 2(e) ]. The spacer is also formed at this point ultimately, resulting in a self-aligned structure [ Fig. 2(f) ]. The second step defines the gate head and is used for the liftoff of the gate metal [ Fig. 2(g) ]. We use a T-gate process here to ensure the mechanical stability of the gate as it runs over the step formed by mesa isolation. In a planar isolation process such as STI, our gate fabrication can be performed in a single lithography step, resulting in a trapezoidal, rather than a T-gate, shape. In this case, the oxide may also be removed to reduce the gate fringing capacitance.
The first step of the gate formation process involves gatefoot definition in the SiO/W bilayer system [ Fig. 2(e) ]. A highresolution process is required to achieve short gate lengths. To this end, a 500-nm layer of ZEP-520A resist from Nippon Zeon Corporation was used. ZEP-520A offers a large etch resistance, as well as high resolution, and has been used to define gate lengths as short as 30 nm [12] . The gate-foot pattern is written in the ZEP layer by means of a Raith-150 e-beam lithography tool at an energy of 30 keV and a dose of 1700 μC/cm 2 . The SiO and W layers are dry etched using CF 4 /He and SF 6 /O 2 chemistries, respectively. The W etch was adapted from the work of Pearton et al. [13] , with the dc bias being set at −50 V to avoid plasma-induced damage in the semiconductor. At this point, W is coincident with the edge of the SiO layer [ Fig . This spacer etch is the key enabling step of the process. The lateral etch rate of W is well controlled at about 0.2 nm/s and can thus be timed to set the desired distance to the gate. The selectivity of the etch to the SiO layer and heterostructure was measured within our metrology capabilities to be >100 : 1. The gate metal will subsequently be deposited and fill the opening defined by the SiO layer. Therefore, W that forms the source/drain metallization becomes self-aligned to the gate. The spacer etch is followed by the second e-beam lithography step that is used for gate liftoff. The substrate is coated with a bilayer of resist that consists of 1-μm PMGI and a 200-nm-layer of 1 : 1 ZEP-520A:anisole. The gate head is aligned back to the previously etched gate-foot pattern and is exposed at 30 keV with a dose of 50 μC/cm 2 . A doubledevelopment process is used to create an overhang profile that is suitable for liftoff [ Fig. 2(g) ]. ZEP-520A is developed with a 2 : 3 mixture of MEK:MIBK. The PMGI is then wet etched using the CD-26 developer that undercuts ZEP-520A. This second lithography step could be omitted if a trapezoidalshaped gate is desired and a thicker ZEP-520A layer is used in the first step to define both gate-foot and liftoff patterns.
Gate-recess etching is performed following a two-step recess approach originally proposed by Suemitsu [14] . The cap layers of InGaAs and InAlAs are wet etched with a 20 : 1 citric acid:H 2 O 2 mixture that selectively stops on the InP layer [ Fig. 2(h) ]. The cap is overetched so that there is sufficient lateral distance between the cap and the gate. From previous experience in fabricating devices on this heterostructure, the lateral etching distance (L side ) is targeted to be 150 nm [15] to strike the best balance between performance and short-channel effects. The actual devices had an L side of 200 nm. In a future optimized heterostructure, this distance should optimally be designed to be identical to the ohmic-gate spacing.
Following this, the InP etch stopper is removed using an Ar-based RIE step [ Fig. 2(i) ]. This Ar etch was reported by Suemitsu [16] to be somewhat selective to the InAlAs insulator layer with a selectivity on the order of 17 : 1. We have found this etch to be not as selective, and by increasing the etching time, the InAlAs barrier layer could be thinned in a controlled manner. In this paper, we have fabricated devices with gate-tochannel distances of 11 and 5 nm. A feature of this process is that the Ar dry etch only thins the insulator layer directly under the gate, thus preserving the access resistance.
The device is completed by the deposition and liftoff of a Ti/Pt/Au (25 nm/25nm/600 nm) metal stack [ Fig. 2(j) ]. This thick stack provides adequate step coverage of the gate metal over the mesa edge.
Using the described process, we have fabricated devices with gate lengths between 90 and 240 nm. A cross-sectional TEM of a self-aligned 90-nm device is shown in Fig. 3(a) . The InAlAs insulator layer of this device was thinned by the Ar RIE etch and has a gate-to-channel distance of 5 nm. We also fabricated devices with a nominal barrier thickness (t ins ) of 11 nm. The ohmic-gate separation is about 60 nm. In a separate run, we succeeded in fabricating functional longer channel devices in Fig. 4 . Output, transfer, and subthreshold characteristics of 90-nm-gatelength devices with t ins = 11-and 5-nm devices. The device performance improves as the insulator is scaled. The I g,ON point (shown in the V ds = 0.05-V curve to estimate the gate-ON-drain-OFF condition) of the enhancement-mode 5-nm-t ins device is further along the exponential gate leakage current curve, resulting in a reduced I ON /I LEAK ratio.
which the spacer distance was as small as 30 nm [ Fig. 3(b) ]. This is an improvement of > 30× over conventional designs.
III. RESULTS AND DISCUSSION
A. DC Characteristics
Both sets of devices with t ins 's of 5 and 11 nm demonstrated excellent dc characteristics. These are shown in Fig. 4 for devices of 90-nm gate length. The thin-barrier devices are in enhancement mode with a V T of 60 mV (defined at 1 μA/μm) for 90-nm gate length, a peak transconductance (g m ) of 1.32 mS/μm, and drain-induced barrier lowering (DIBL) and subthreshold swing (SS) of 55 mV/V and 70 mV/dec, respectively. This represents a positive shift in V T of 0.2 V over the 11-nm-t ins device and a significant increase in peak g m from 1.07 mS/μm for the 11-nm-t ins device. The DIBL and SS values for t ins = 11 nm are also worse at 88 mV/V and 80 mV/dec, respectively. A tradeoff of barrier scaling is the increase in gate current of the 5-nm-t ins device due to enhanced tunneling.
The scaling behavior of the two sets of devices is shown in Fig. 5 . The g m of the 11-nm-t ins devices peaks at an L g of 145 nm and then begins to decrease, which is consistent with the observations of Shinohara et al. [17] . g m continues to scale to at least 90 nm for the 5-nm-t ins samples [ Fig. 5(a) ]. V T roll-off is much suppressed in thinner insulator samples with a decrease in V T of 52 mV for t ins = 5 nm compared to 132 mV for t ins = 11 nm as the device gate length scales from 220 to 90 nm [ Fig. 5(b) ]. DIBL and SS also improve as t ins is decreased. All these figures of merit are defined as in [18] . The short-channel figures of merit achieved by t ins = 5-nm devices are excellent and at least comparable to the best published data on Si CMOS devices from the literature of similar gate length [ Fig. 5(c) ]. These results demonstrate the merits of the dryetch approach and the benefits that are achievable from vertical scaling.
We have also compared these devices in terms of their I ON /I OFF ratio. In III-V FETs, it is important to include the gate leakage current in the OFF current. We denote this combined current by I LEAK [19] . We define I LEAK to be the average of the current through the device in the two cases when the following are observed: 1) The gate is OFF and the drain ON (I OFF ), and 2) the gate is ON and the drain OFF (I g,ON )
As in [20] , I OFF is defined at V gs = V T − 1/3V dd (V dd = 0.5 V), and I g,ON and I ON are defined at V gs = V T + 2/3V dd , with V dd = 0.5 and 0.05 V, respectively. The I ON /I LEAK ratios for the 5-and 11-nm-t ins devices are then 1.8 × 10 3 and 6.3 × 10 4 , respectively. The 5-nm-t ins device is in enhancement mode, and at V gs = V T + 2/3V dd , the gate is strongly forward biased. I g increases exponentially in the forward-bias regime, resulting in a significantly higher value of I g,ON for the 5-nmt ins device compared to that for the 11-nm-t ins device (Fig. 4) . This decrease in I ON /I LEAK ratio is a tradeoff that has to be taken into consideration when thinning the insulator to achieve enhancement-mode devices. Development of a gate-dielectric technology for III-V quantum-well MOSFET implementations is expected in the long run to address these gate leakage issues.
B. Source Resistance
The source resistance (R s ) was measured directly from devices using the gate-current injection method [21] , resulting in values of 220 and 235 Ω · μm for the t ins = 11-and 5-nm samples, respectively. The relatively small change in R s as the barrier is thinned is in contrast to the results obtained by Kim and del Alamo [22] , where R s increased as the barrier was thinned by means of a wet-etch process. We attribute the better R s results achieved in this paper to the fact that the dry etch used to thin the barrier is anisotropic in nature.
To further understand the constituent components of R s , we adopt a simple model of the source resistance for our devices, as shown in Fig. 6 , along with an estimate for their values, as determined from the TLM measurements described in [8] . The sum of these components results in an estimated R s of 230 Ω · μm, which is consistent with the measured R s values.
From this analysis, we find that R Barrier is the dominant component of R s (Fig. 6) , accounting for more than 50% of the total value. R cap c is the next biggest component comprising 27%. As would be expected from a self-aligned design, the resistances of the W layer (R W ) and the pad contact (R Pad c ) are negligible. Known methods to reduce the barrier resistance, such as using a double-delta-doping layer in the barrier [23] or further engineering of the cap layers [24] , should result in further reductions in R s .
C. Source-Resistance Scaling
In the analysis of devices and TLMs that was carried out previously, we assumed a semi-infinite contact length (∼10 μm). For typical power and microwave applications of HEMTs, this is a valid assumption. However, for a III-V FET device to be used in a VLSI environment, this is not the case. If we assume that the maximum allowable contact length (L c ) is the device half pitch that is less half the gate length, then, for the 15-nm node, a maximum available L c of only about 10 nm must be assumed [3] . In the following, we project the value of series resistance that is to be expected at these realistic contact dimensions.
To estimate how the R s of self-aligned devices will scale as extrinsic device dimensions shrink, we must use a more sophisticated model for R s than the simple lumped case previously discussed. To this end, we use a modified version of the distributed trilayer TLM model previously proposed by Reeves [25] (Fig. 7) . Our structure technically comprises four layers-the extrinsic channel, the barrier, the cap, and the W metal. We can reduce it to the trilayer case by assuming that the first-order current conduction through the barrier layer is purely vertical. This is a good assumption because this is the highest resistive layer in our structure. The specific tunneling resistance from the extrinsic channel to the cap (ρ t ) is then treated as a contact resistance between the two layers, with W being the third layer. We also assume that the sheet resistance of W (measured at 2 Ω/sq) can be considered negligible. The key parameters required for the analysis are the sheet resistance of the cap layer (R Scap ) and the extrinsic channel region under the cap (R Sext ), ρ t , the specific contact resistance between the cap and W (ρ c ), and the contact length L c . In the work of Reeves, the R c of the structure is expressed as
where
and w is the device width.
It should be noted that the resistance value in (2) contains only a portion of the source directly under the contact and does not include the R Side portion of R s . Fig. 7 . Cross section of the nonalloyed ohmic contact and its corresponding trilayer TLM electrical network representation. We assume that current conduction in the barrier layer is only in the vertical direction and that the associated specific tunneling resistance ρt approximates a contact resistance between the extrinsic channel and cap layers. In this way, the nonalloyed contact reduces to a trilayer structure where all the current enters the contact through the extrinsic channel layer (f = 1 [13] ). The original analysis by Reeves considered an alloyed contact where current would enter the contact either through the alloyed layer sidewall or directly under the contact via R Sext . The fraction of the current that enters in a conventional TLM manner through R Sext is defined as f in (2) . In the case of a nonalloyed ohmic contact, all the current enters the contact through R Sext and f = 1. This results in simplification of (2) to
R Scap and ρ c can be estimated directly from TLM test structures giving values of 145 Ω/sq and 4.4 × 10 −7 Ω · cm 2 , respectively. The sheet resistance of the extrinsic channel under the cap (R Sext ) is different from that of R Side , and we estimate it, by using a calibrated 1-D simulation of the heterostructure using nextnano, a self-consistent Schrödinger-Poisson solver [26] . This gives a value for R ext of 200 Ω/sq. A value for ρ t of 1.45 × 10 −6 Ω · cm 2 is estimated by forcing the modeled R c to match the measured one from the TLM structures.
Using these values, we use the model to predict the expected evolution of R c as L c is scaled to more realistic values (Fig. 8) .
From the 2007 ITRS roadmap, the maximum allowable parasitic source-plus-drain resistance (R sd ) at the 15-nm node is 145 or 72.5 Ω · μm for R s . This 72.5-Ω · μm value could be considered an upper bound for the required R s . For a lower bound, we require that the extrinsic device resistance results in no more than 20% decrease in I on . To estimate the R s needed to meet this requirement, we use the model of Antoniadis [27] , where the width-normalized transistor current in saturation is defined as
where C inv is the gate capacitance per unit area and v is the "effective" carrier velocity that can be expressed in terms of the virtual-source velocity (v x0 ), source resistance (R s ), DIBL (δ), and C inv as
Assuming an aggressive estimate for v xo of 2 × 10 7 cm/s, C inv of 3 × 10 −6 F/cm corresponding to an effective oxide thickness (EOT) of about 1 nm, and DIBL of 100 mV/V, R s should not exceed 35 Ω · μm to limit the degradation of effective velocity (v) (and, thus, I on ) to less than 20%.
It is obvious from Fig. 8 curve A that, for our current technology, as L c is scaled to 10 nm, R c blows up and is over two orders of magnitude higher than the desired target range.
We have also used the model to evaluate different scenarios to obtain the desired contact resistance. We found that just changing R Scap and ρ c has very little impact on R c as the barrier resistance represented by ρ t dominates. We find that the only way to meet the desired target is to eliminate the barrier altogether. This implies the use of high-k-based gate-dielectric solution. Eliminating the barrier has the effect of reducing R c by about a factor of three, but it is still far away from the target region (line B in Fig. 8 ). Next, we assume the use of a cap with 70% InAs composition. This should theoretically pull the Fermi level into the conduction band, thus resulting in a very low sheet resistance and a nearly ideal ohmic contact. Shinohara et al. [28] have reported an R Sheet of 7 Ω/sq using such a layer (about a factor-of-ten improvement over our design), and we similarly estimate a factor-of-ten reduction in ρ c .
Again, a significant but not large-enough improvement in R c is predicted (line C in Fig. 8) .
Crook et al. [29] recently demonstrated a ρ c of less than 1 × 10 −8 Ω · cm 2 by using a highly doped (3.5 × 10
19 -cm −3 ) In 0.53 Ga 0.47 As cap and paying close attention to the surface preparation before contact formation. However, the lowest demonstrated value of ρ c has been by Nittono et al. [30] , who achieved a value of 5 × 10 −9 Ω · cm 2 by grading the contact layer to pure InAs. Grading the contact layer eliminates the internal potential barrier in the contact, thus reducing the contact resistance. This approach was originally for an HBT emitter, but such a cap design is possible in FETs. Assuming this demonstrated value of 5 × 10 −9 Ω · cm 2 for the contact resistance, R c is reduced to about 50 Ω · μm for an L c of 10 nm (line D in Fig. 8 ), which falls within the target range. This analysis demonstrates that an aggressive approach to the extrinsic design of the device is needed to achieve the required performance of a future logic III-V FET with a self-aligned architecture.
IV. CONCLUSION
In conclusion, we have developed a self-aligned process that has allowed us to highlight the challenges and technical obstacles that need to be overcome in designing the extrinsic regions of future III-V devices. We have demonstrated 90-nmgate-length InGaAs HEMTs with ohmic-gate-source separation of 60 nm, which is nearly a 20× reduction over that of conventional architectures. We have also obtained devices in which this distance is as small as 30 nm. Using this process, we have fabricated enhancement-mode devices with an InAlAs barrier that was thinned to 5 nm by means of a dry etch. The dry etch did not degrade the device performance, and R s did not increase significantly while yielding devices with excellent electrostatic integrity. Enhancement-mode devices of 90-nm gate length show outstanding logic characteristics in terms of current, g m , and short-channel effects. We have examined the future scaling potential of devices and determined that, for the intrinsic device, the I on /I off ratio as the insulator is thinned and, for the extrinsic device, the scaling of the source resistance with the contact length are the main limiting factors. Both issues can be addressed by introducing a high-k gate-dielectric insulator in the intrinsic gate stack.
